Abstract-We examine the geometrical scaling issues in SiGe HBT technology. Width scaling, length scaling, and stripe-number scaling are quantified from a radio frequency (RF) design perspective at 2 GHz. We conclude that a SiGe HBT with emitter area = 0 5 20 6 m 2 is optimum for low noise applications at = 0 1 mA m 2 and = 2 GHz using the design methodology, which guarantees optimal noise and input impedance matching with the simplest matching network. Finally, the optimal device sizes at = 4, 6 GHz for low noise applications are also obtained using the same method.
I. INTRODUCTION
W HILE vertical profile scaling of emerging SiGe HBT technologies has received significant recent attention, the design issues and tradeoffs associated with geometrical scaling of a given SiGe technology generation have not been explored in detail. This is particularly true with respect to radio frequency (RF) performance metrics, where an empirical approach to optimum device geometry is frequently adopted (i.e., measure a large matrix of device sizes to determine the best one). We attempt to shed light on these geometrical scaling issues in SiGe HBT technology by addressing the following question: Given a specific SiGe HBT technology generation (i.e., vertical doping and Ge profile fixed), what is the device geometry that best optimizes a given RF performance metric? In this work, we focus on the frequency response and broadband noise performance at the practical RF frequencies of 2, 4 and 6 GHz and which would be required in the development of a low noise amplifier (LNA), for instance. Our results are based on a commercial 0.5 m SiGe HBT technology [1] , but our approach can be easily extended to any SiGe technology. 
II. DEVICE TECHNOLOGY AND PARAMETER EXTRACTION
The SiGe HBT was fabricated using a self-aligned epitaxial-base technology [1] . It has a planar structure and deep trench/shallow trench isolation, as shown in Fig. 1 . The SiGe base is deposited in an ultrahigh-vacuum/chemical vapor deposition (UHV/CVD) low temperature epitaxy (LTE) system. The intrinsic collector was formed by a double ion implantation to realize high performance. Representative vertical doping and Ge profiles of the SiGe HBT are shown in Fig. 2 .
There are in general three geometrical variables associated with scaling: emitter stripe width , emitter stripe length , and the number of stripes of a given emitter stripe width and length. , and the total emitter and base resistance of the devices were extracted from measured -parameters, while the noise parameters (the minimum noise figure NF , the noise resistance , and the optimum source reflection coefficient ) and the associated available gain were obtained using the measured -parameters and the appropriate noise model [2] , [3] .
III. NOISE MODEL
Direct measurement of noise figure in the GHz range requires substantial experimental effort. An alternative approach is to measure the transistor -parameters, convert to -parameters, and calculate the noise figure through an appropriate noise model [3] , which relates the -parameters to the noise figure.
Such an approach has been demonstrated and its accuracy verified in the SiGe HBT technology under study [3] . This model is accurate at the ranges of collector current density -mA m and frequency -GHz. At higher current densities (up to 1 mA/ m ), this model can still be used for the relative comparison, meaning that this model can determine which device has better noise performance. Fig. 3 illustrates the circuit schematic used in deriving the noise model. The principal noise sources in this model are the base and collector shot noise ( ), emitter thermal noise, and base thermal noise. At a given bias and frequency, the noise figure (NF) is a function of the source admittance. The minimum noise figure (NF ) occurs at the optimum source admittance (
). The equations for the minimum noise figure (NF ) and the optimum source admittance ( ) can be found in [3] . In noise measurements, the source reflection coefficient ( ) is often used instead of the admittance (1) where is the characteristic impedance. Another important parameter is the associated available gain ( ), which is derived by noise matching at the input and power matching at the output Re Re (2)
IV. RESULTS AND DISCUSSION

A. Emitter Width Variation
The effects of emitter width variation are given in Table I . As emitter width decreases from 0.6 to 0.4 m, the reduction of the base resistance leads to a considerable improvement in . However, as emitter width decreases from 0.4 to 0.3 m, is almost unchanged mainly due to nonlinear scaling of total base-emitter resistance with emitter width, meaning as emitter width decreases, the intrinsic base resistance is no longer dominant in and the extrinsic base resistance becomes more important. Fig. 4 illustrates the emitter width dependence of the noise parameters of SiGe HBTs at GHz and mA m , the relevant collector current density for low noise applications. Although as the emitter width decreases, NF decreases slightly, both the noise resistance ( ) and the associated available gain ( ) are degraded slightly, which means that the smaller emitter width is not necessarily better at GHz and mA m for low noise applications. However, using constant power (constant collector current here) comparison (which is the case from design point of view), NF does improve considerably (about 0.25 dB at mA) as emitter width decreases at mA, as shown in Fig. 5 . Another way to understand Fig. 5 is to plot NF versus using the same data and it is not hard to image that as emitter width decreases, NF are very close at mA m , but NF decreases significantly at mA m . Therefore, smaller emitter width does improve NF at higher current densities or using constant power comparison.
B. Emitter Length Variation
Table II compares typical transistor parameters for emitter length variations. As expected, the changes of and are small as emitter length varies. Fig. 6 gives the emitter length dependence of the noise parameters of the SiGe HBTs at mA m and GHz. As emitter length increases from 2.5 m to 20 m, NF is reduced by a considerable amount (0.3 dB) and and are also improved. Therefore, a device with longer emitter length has better noise performance at mA m and GHz and thus it is preferred for LNA design. On the other hand, the real parts of the optimized source impedance Re of these devices, as shown in Fig. 7 , are well above 50 . Since substrate and interconnect losses are significantly higher in Si than in GaAs, Si RF circuit designs should target the optimization of the size of the transistors in order to simplify matching, rather than design the matching circuit around a given transistor [2] . Therefore, in the design of an Si LNA, Re of the transistor is usually chosen to be close to 50 so that the transistor becomes noise-matched to the characteristic impedance of the system, typically 50 , at the desired frequency. Therefore, devices with multiple stripes are often needed for low noise applications.
C. Emitter Stripe Number Variation
Table III compares typical transistor parameters for emitter stripe number variations. For the device with m , at mA m is slightly lower mainly due to nonlinear scaling of total base-emitter resistance with the reciprocal of the stripe number 1/S. Since other parameters such as , , and of the device with m are either worse or comparable with those of other two devices with 2 and 4 stripe numbers, we expect that the device with 8 stripe number has worse noise performance than those of the devices with 2 and 4 stripe numbers. Fig. 8 gives the emitter stripe number dependence of Re at mA m and GHz, from which the optimized device area ( m , referred to as device A) to match 50 is extracted. Basically, we can choose any unit cell as a building block ( m or m ) to get this optimized device area. m , which can be viewed as a device with 50 m stripes), for instance, has a similar optimized device area and at mA m and GHz its Re is 47.75 , which is very close to 50 . Although both device A and device B can match 50 very well, the NF of device A is at least 0.1 dB smaller than that of device B at mA m and GHz, which can be seen in Fig. 9 , which is consistent with the conclusion that longer emitter length is preferred for LNA design at mA m and GHz. To understand the differences in NF observed in Fig. 9 , the contributions of the various noise sources need to be investigated. Any linear noisy two-port can be represented by its noiseless counterpart, an input current noise source , an input voltage noise source , and their correlation [4] . Basically, NF is determined by and [5] , and the smaller and are, the smaller NF is. and are given by [5] (3)
In order to compare devices with m , m , m and device B with m , and need to be normalized by the total emitter length of the device
where is the product of the emitter length of a single emitter stripe and the emitter stripe number. Fig. 10 compares the and contributions to and Fig. 11 gives as a function of collector current density at GHz for these four different devices. Since the current gain in the RF bias region is similar for these four devices, the contributions of these four devices are very close, while the contribution of device B is the largest among these four devices because of its smallest . Therefore device B has the largest among these four devices. Fig. 12 illustrates the and contributions to and Fig. 13 shows as a function of collector current density at GHz for these four different devices. The higher of device B and device with m is mainly due to the larger contributions of these two devices, which lead to their larger NF (Fig. 9) . As shown in Fig. 12 , the contribution dominates across most of the bias current range, Fig. 12 . 4KTr L and 2qI L =jy j contributions for hv i versus collector current density at f = 2 GHz for four different devices. indicating significant improvement of noise performance can be expected by increasing the base doping [5] . From this analysis, the higher NF of device B is due to the larger and compared to those of the other three devices. Therefore, the current gain, the cutoff frequency and the total base and emitter resistance need to be improved to reduce the minimum noise figure.
For low noise applications, not only NF is important, but also , which is the difference between NF and NF for 50 source impedance and is given by [6] ( 7) where , is the optimum source reflection coefficient, and is the noise resistance. GHz. Therefore, we conclude that a SiGe HBT with m is the optimized device at mA m and GHz for low noise applications.
Using the same method, the optimized transistor sizes at any frequencies and any biases can be found. Table IV summarizes the frequency performance and noise performance of the optimal device sizes at , 4, 6 GHz for LNA applications. For the device with m , even at GHz and mA m , the noise figure is still 2.0 dB and the associate available gain can reach 14 dB. Geometrical scaling issues including width scaling, length scaling and stripe number scaling are investigated from an RF design perspective. Since the optimization of the size of the transistors in Si RF circuit designs is crucial, we use a method that can optimize the emitter geometry in order to minimize the matching circuit losses and overall noise figure. This method not only can choose a device, which can match 50 very well, it can also select a device with smaller minimum noise figure, which will improve the noise performance. In real LNA design (assuming 50 system), after choosing this optimized transistor, both base inductance and emitter inductance are also needed. In general, base inductance is mainly used to offset the imaginary part of , while the emitter inductance is mainly designed to make the real part of the input impedance Re (assuming 50 system). If both base inductance and emitter inductance are more carefully designed, close to simultaneously noise matching and power matching can be realized. Using this method, we conclude that a SiGe HBT with emitter area m is optimum device geometry for low noise applications at mA m and 2 GHz, while m and m are the optimal device sizes at 4 GHz and 6 GHz, respectively.
Gregory Freeman (S'86-M'90) received the B.S.E.E. degree from the University of Delaware, Newark, in 1984, and the M.S.E.E. and Ph.D. degrees from Stanford University, Stanford, CA, in 1986 and 1991, respectively. His dissertation related to novel approaches for development and control of manufacturing processes.
He joined IBM in 1991 and has ten years of experience in the field of semiconductor device research and development. Since 1994, he has been involved in various forms in the research and development of SiGe HBT BiCMOS technology for wireless and wired networking applications, including early technology development and qualification. His recent achievements include leading a team to develop the world's first 210 GHz silicon-germanium heterojunction transistor. Since 2000, he has been a Senior Engineering Manager, IBM Microelectronics, Hopewell Junction, NY, responsible for communications technology research and development including device design and circuit applications and process integration for SiGe HBTs as well as RF-CMOS. He has authored over 20 technical publications and presentations in the fields of electrical characterization and SiGe HBT BiCMOS technology.
